0. Is this retreading IRAM with more steps?
1. Did IRAM ever end up in anything remotely commercially-successful?
2. Is there any movement to eliminate or simplify memory controllers by throwing more RAM chiplets in manycore CPUs? The gradient vector in SOCs points to including a fixed amount of RAM anyhow.